| COURSE: Integrated Circuit Design |  |  |
| :--- | :--- | :--- |
| DEGREE: Industrial Electronics and Automation Engineering | YEAR: 4th | TERM: 1st |


| WEEKLY PLANNING |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \mathbf{W} \\ \mathbf{E} \\ \mathbf{E} \\ \mathbf{K} \end{gathered}$ | $\begin{aligned} & \mathrm{S} \\ & \mathrm{E} \\ & \mathrm{~S} \\ & \mathrm{~S} \\ & \mathrm{I} \\ & \mathrm{O} \\ & \mathrm{~N} \end{aligned}$ | DESCRIPTION | TEACHING (mark X) |  | SPECIAL ROOM <br> FOR SESSION <br> (Computer <br> class room, audio-visual class room) | WEEKLY PROGRAMMING FOR STUDENT |  |  |
|  |  |  | L E C T U R E S | $\begin{gathered} \mathrm{S} \\ \mathrm{E} \\ \mathrm{M} \\ \mathrm{I} \\ \mathrm{~N} \\ \mathrm{~A} \\ \mathrm{R} \\ \mathrm{~S} \\ \hline \end{gathered}$ |  | DESCRIPTION | CLASS HOURS $(1,66=50+50$ <br> min) | HOMEWORK HOURS (Max. Estim. 6,5h) |
| 1 | 1 | Introduction | X |  |  | Get necessary material for the course (tools, etc.) | 1,66 | 6,5 |
|  | 2 | Review and extension of VHDL concepts. Combinational circuits |  | X |  | Study current lessons | 1,66 |  |
| 2 | 3 | Review and extension of VHDL concepts. Sequential circuits | X |  |  | Study current lessons | 1,66 |  |
|  | 4 | Design validation by simulation(I) |  | X |  | Study current lessons | 1,66 |  |
| 3 | 5 | Design validation by simulation(II) | x |  |  | Study current lessons | 1,66 |  |
|  | 6 | Working environment and first exercises |  | X | Computer Room | Exercises | 1,66 | 6,5 |
| 4 | 7 | Design organization. Generic design | x |  |  | Study current lessons | 1,66 |  |
|  | 8 | Exercises of design and simulation |  | x | Computer Room | Exercises | 1,66 | 6,5 |
| 5 | 9 | Loops | x |  |  | Study current lessons | 1,66 | 6,5 |
|  | 10 | Preliminaty work for Lab Practice 1 |  | X | Computer Room | Design and develop the proposed circuit | 1,66 |  |
| 6 | 11 | Exercises of analysis and design | x |  |  | Exercises | 1,66 | 6,5 |
|  | 12 | Lab Practice 1 |  | X | Lab | Design and develop the proposed circuit | 1,66 |  |


| WEEKLY PLANNING |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { W } \\ \text { E } \\ \text { E } \\ \text { K } \end{gathered}$ | $\begin{aligned} & S \\ & E \\ & S \\ & S \\ & I \\ & O \\ & N \end{aligned}$ | DESCRIPTION | TEACHING <br> (mark X) |  | SPECIAL ROOM FOR SESSION (Computer class room, audio-visual class room) | WEEKLY PROGRAMMING FOR STUDENT |  |  |
|  |  |  | L E $C$ T U R E S | S E $M$ I N A R S |  | DESCRIPTION | CLASS HOURS $(1,66=50+50$ <br> min ) | HOMEWORK HOURS (Max. Estim. 6,5h) |
| 7 | 13 | Exercises of analysis and design | x |  |  | Exercises | 1,66 | 6,5 |
|  | 14 | Preliminaty work for Lab Practice 2 |  | X | Computer Room | Design and develop the proposed circuit | 1,66 |  |
| 8 | 15 | FPGAs | X |  |  | Study current lessons | 1,66 | 6,5 |
|  | 16 | Lab Practice 2 |  | X | Lab | Design and develop the proposed circuit | 1,66 |  |
| 9 | 17 | Partial exam | x |  |  | Exercises and review lessons for the exam | 1,66 | 6,5 |
|  | 18 | Design exercicses with IPs |  | X | Computer Room | Exercises | 1,66 |  |
| 10 | 19 | Synthesis and design optimization | X |  |  | Study current lessons | 1,66 | 6,5 |
|  | 20 | Lab Practice 3 |  | X | Lab | Design and develop the proposed circuit | 1,66 |  |
| 11 | 21 | Synthesis and design optimization (II) | X |  |  | Study current lessons | 1,66 | 6,5 |
|  | 22 | Advanced design exercise |  | X | Computer Room | Exercises | 1,66 |  |
| 12 | 23 | Design exercises | x |  |  | Exercises | 1,66 | 6,5 |
|  | 24 | Lab Practice 4 |  | x | Lab | Design and develop the proposed circuit | 1,66 |  |
| 13 | 25 | Synthesis and design optimization (III) | X |  |  | Study current lessons | 1,66 | 6,5 |
|  | 26 | Exercises of design and evaluation of resource usage and delays |  | X | Computer Room | Exercises | 1,66 |  |
| 14 | 27 | Design exercises | x |  |  | Exercises | 1,66 | 6,5 |
|  | 28 | Additional lab session |  | X | Lab | Design and develop the proposed circuit | 1,66 |  |
|  | 29 | Additional lab session |  | X | Lab | Design and develop the proposed circuit | 1,66 | 3,25 |
| Subtotal 1 |  |  |  |  |  |  | 48 | 94 |
|  |  |  |  |  |  | Total 1 (Hours of class plus student homework) | 142 |  |



| WEEKLY PLANNING |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { W } \\ \text { E } \\ \mathrm{E} \\ \mathrm{~K} \end{gathered}$ | $\begin{aligned} & \mathrm{S} \\ & \mathrm{E} \\ & \mathrm{~S} \\ & \mathrm{~S} \\ & \mathrm{I} \\ & \mathrm{O} \\ & \mathrm{~N} \end{aligned}$ | DESCRIPTION | TEACHING <br> (mark X) |  | SPECIAL ROOM <br> FOR SESSION <br> (Computer class room, audio-visual class room) | WEEKLY PROGRAMMING FOR STUDENT |  |  |
|  |  |  | L E C T $U$ R E S | $\begin{gathered} \mathrm{S} \\ \mathrm{E} \\ \mathrm{M} \\ \mathrm{I} \\ \mathrm{~N} \\ \mathrm{~A} \\ \mathrm{R} \\ \mathrm{~S} \end{gathered}$ |  | DESCRIPTION | CLASS HOURS $(1,66=50+50$ <br> min ) | HOMEWORK <br> HOURS <br> (Max. Estim. 6,5h) |
| 18 |  |  |  |  |  |  |  |  |
| Subtotal 2 |  |  |  |  |  |  | 8 | 10 |
| Total 2 (Hours of class plus student homework) |  |  |  |  |  |  | 18 |  |

TOTAL (Maximun 160 horas)

